

Title: METHOD OF FABRICATING CMOS INVERTER AND INTEGRATED CIRCUITS UTILIZING STRAINED SILICON SURFACE CHANNEL MOSFETS

Atty Docket No. ASC-044C1

Inventors: Eugene A. Fitzgerald et al. Serial No. Not yet assigned

Atty/Agent: Steven J. Frank/kb Express Mail Label No. EV192309385US




FIG. 2A




FIG. 2B

TYPE OF SURFACE	AVERAGE ROUGHNESS (nm)
AS-GROWN GRADED COMPOSITION RELAXED SIGE	7.9
PLANARIZED SiGe	0.57
REGROWTH SiGe	-0.6

FIG. 3




FIG. 4

Title: METHOD OF FABRICATING CMOS INVERTER AND INTEGRATED CIRCUITS UTILIZING STRAINED SILICON SURFACE CHANNEL MOSFETS

Inventors: Eugene A. Fitzgerald et al.

Atty Docket No. ASC-044C1
Atty/Agent: Steven J. Frank/kb
Express Mail Label No. EV192309385US




FIG. 5A




FIG. 5B

	n ENHANCEMENT	p ENHANCEMENT
Si _{0.8} Ge _{0.2}	1.75	1
Si _{0.7} Ge _{0.3}	1.8	1.4

FIG. 6

	BULK SILICON	STRAINED-Si ON 20% SiGe: HIGH SPEED	STRAINED-Si ON 30% SiGe: HIGH SPEED	STRAINED-Si ON 20% SiGe: LOW POWER	STRAINED-Si ON 30% SiGe: LOW POWER
n ENHANCEMENT	1	1.75	1.8	1.75	1.8
p ENHANCEMENT	1	1	1.4	1	1.4
W _p (μm)	5.4	5.4	5.4	5.4	5.4
W _n (μm)	1.8	1.8	1.8	1.8	1.8
L _{n,} L _p (μm)	1.2	1.2	1.2	1.2	1.2
C _L (fF)	32	32	32	32	32
V _{DD} (V)	5	4.7	4.4	4.3	3.8
NM _H (V)	2.053	2.218	1.949	2.037	1.682
NM _L (V)	2.067	1.654	1.721	1.542	1.504
t _{pHL} (psec)	211.3	133.7	141.6	152.2	180.1
t _{pLH} (psec)	195.8	220.0	173.3	254.8	226.9
t _p (psec)	203.5	176.9	157.4	203.5	203.5
POWER (mW)	3.93	3.93	3.93	2.87	2.21
% SPEED INCREASE	-	15.1%	29.3%	-	-
% POWER REDUCTION	-	-	-	27.0%	43.7%

FIG. 7

STRAINED-SI ON 30% SIGE: LOW POWER SYMMETRICAL INVERTER	1.8	1.4	6.94	1.8	1.2	32	3.5	1.4796	1.4876	204.1	202.9	203.5	1.89	•	52.0%
STRAINED-SI ON 20% SIGE: LOW POWER SYMMETRICAL INVERTER	1.75	1	9.45	1.8	1.2	32	3.5	1.5018	1.5101	204.4	202.6	203.5	1.95	ı	50.4%
STRAINED-Si ON 30% SiGe: HIGH SPEED SYMMETRICAL INVERTER	1.8	1.4	6.94	1.8	1.2	32	4.2	1.770	1.781	149.5	143.3	146.4	3.93	39.0%	•
STRAINED-Si ON 20% SiGe: HIGH SPEED SYMMETRICAL INVERTER	1.75	1	9.45	1.8	1.2	32	4.3	1.782	1.794	152.0	145.4	148.7	3.93	36.9%	
STRAINED-SI ON 30% SIGE: CONSTANT VDD	1.8	1.4	5.4	1.8	1.2	32	5	2.198	1.923	117.4	139.9	128.6	6.22	58.3%	1
STRAINED-Si NO 20% SiGe: CONSTANT VDD	1.75		5.4	1.8	1.2	32	5	2.376	1.751	120.7	195.8	158.3	5.06	28.6%	•
BULK	1	1	5.4	1.8	1.2	32	5	2.053	2.067	211.3	195.8	203.5	3.93	1	-
	n ENHANCEMENT	p ENHANCEMENT	/ (mm) Mb (hm)	Wn (µm)	L _n ,L _p (μm)	C _L (FF)	(V) V _{DD} (V)	NM _H (V)	NM _L (V)	t _{pHL} (psec)	t _{рLH} (psec)	t _p (psec)	POWER (mW)	% SPEED INCREASE	% POWER REDUCTION

	BULK SILICON	STRAINED-Si ON 20% SiGe: HIGH SPEED	STRAINED-Si ON 30% SiGe: HIGH SPEED	STRAINED-Si ON 20% SiGe: LOW POWER	STRAINED-Si ON 30% SiGe: LOW POWER
n ENHANCEMENT	1	1.75	1.8	1.75	1.8
p ENHANCEMENT	1	1	1.4	1	1.4
W _p (μm) -	3.11	4.12	3.53	4.12	3.53
W _n (μm)	1.8	1.8	1.8	1.8	1.8
$L_{n,L_{p}}$ (μ m)	1.2	1.2	1.2	1.2	1.2
C _L (fF)	22.5	26.7	24.2	26.7	24.2
V _{DD} (V)	5	4.5	4.3	4.4	3.8
NM _H (V)	2.370	2.275	2.123	2.220	1.872
NM _L (V)	1.756	1.485	1.511	1.458	1.371
t _{pHL} (psec)	148.4	117.3	109.3	121.5	132.4
t _{pLH} (psec)	238.5	254.8	204.9	265.3	254.4
t _p (psec)	193.4	186.0	157.1	193.4	193.4
POWER (mW)	2.90	2.90	2.90	2.66	1.83
% SPEED INCREASE	•	4.0%	23.1%	-	-
% POWER REDUCTION	-	-	-	8.4%	37.1%

FIG. 9




FIG. 10





FIG. 11

Title: METHOD OF FABRICATING CMOS INVERTER AND INTEGRATED CIRCUITS UTILIZING STRAINED SILICON SURFACE CHANNEL MOSFETS Inventors: Eugene A. Fitzgerald et al.

Serial No. Not yet assigned Atty Docket No. ASC-044C1 Atty/Agent: Steven J. Frank/kb


Express Mail Label No. EV192309385US



Title: METHOD OF FABRICATING CMOS INVERTER AND INTEGRATED CIRCUITS UTILIZING STRAINED SILICON SURFACE CHANNEL MOSFETS

Inventors: Eugene A. Fitzgerald et al.

Serial No. Not yet assigned
Atty Docket No. ASC-044C1
Atty/Agent: Steven J. Frank/kb
Express Mail Label No. EV192309385US






FIG. 13C